Click to expand full text
512Mbit MOBILE DDR SDRAM based on 4M x 4Bank x32 I/O
Document Title 512MBit (4Bank x 4M x 32bits) MOBILE DDR SDRAM Revision History
www.DataSheet4U.com
Revision No.
0.1 0.2 - Initial Draft
History
Draft Date
Sep.2006 Jan.2007
Remark
Preliminary Preliminary
- Added SRR function and timing diagram - Updated some AC parameters (tAC, tDQSCK, tHZ, tIS, tIH, tIPW, tDIPW, tRFC, tXSR) - Updated IDD5 - Corrected editorial errors in descriptions and figures Updated Status Register Rearranged pages to be more systematic Corrected editorial errors in descriptions and figures Corrected AC Input High/Low Level Voltage (VIH / VIL = 0.8*VDDQ / 0.