Datasheet4U Logo Datasheet4U.com

HYMD232G726BF8-J - Registered DDR SDRAM DIMM

Description

Hynix HYMD232G726B(L)F8-J series is registered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 32Mx72 high-speed memory arrays.

Features

  • 256MB (32Mx72) Registered DDR DIMM based on 32Mx8 DDR SDRAM JEDEC Standard 184-pin dual in-line memory module (DIMM) Error Check Correction (ECC) Capability Registered inputs with one-clock delay Phase-lock loop (PLL) clock driver to reduce loading 2.5V +/- 0.2V VDD and VDDQ Power supply All inputs and outputs are compatible with SSTL_2 interface.
  • Fully diffe.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HYMD232G726DF8N-D43 184pin Registered DDR SDRAM DIMMs Hynix
HYMD232G726DF8N-D43J 184pin Registered DDR SDRAM DIMMs Hynix
HYMD232G726DFP8N-D43 184pin Registered DDR SDRAM DIMMs Hynix
HYMD232G726DFP8N-D43J 184pin Registered DDR SDRAM DIMMs Hynix
HYMD212G726DF4-D43 184pin Registered DDR SDRAM DIMMs Hynix

Other Datasheets by SK Hynix

Part Number Description
HYMD232G726B8-H Registered DDR SDRAM DIMM
HYMD232G726B8-K Registered DDR SDRAM DIMM
HYMD232G726B8-L Registered DDR SDRAM DIMM
HYMD232G726B8-M Registered DDR SDRAM DIMM
HYMD232G726BH8-H Registered DDR SDRAM DIMM

Full PDF Text Transcription

Click to expand full text
32Mx72 bits Registered DDR SDRAM DIMM HYMD232G726B(L)F8-J DESCRIPTION www.DataSheet4U.com Preliminary Hynix HYMD232G726B(L)F8-J series is registered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 32Mx72 high-speed memory arrays. Hynix HYMD232G726B(L)F8-J series consists of nine 32Mx8 DDR SDRAM in FBGA packages on a 184pin glass-epoxy substrate. Hynix HYMD232G726B(L)F8-J series provide a high performance 8-byte interface in 5.25" width form factor of industry standard. It is suitable for easy interchange and addition. Hynix HYMD232G726B(L)F8-J series is designed for high speed of up to 166MHz and offers fully synchronous operations referenced to both rising and falling edges of differential clock inputs.
Published: |