Datasheet4U Logo Datasheet4U.com

HY5756820LT - 4 Banks x 8M x 8Bit Synchronous DRAM

Download the HY5756820LT datasheet PDF. This datasheet also covers the HY5756820C variant, as both devices belong to the same 4 banks x 8m x 8bit synchronous dram family and are provided as variant models within a single manufacturer datasheet.

Description

The HY57V56820C is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth.

The HY57V56820C is organized as 4banks of 8,388,608x8.

Features

  • Single 3.3±0.3V power supply All device pins are compatible with LVTTL interface JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin pitch All inputs and outputs referenced to positive edge of system clock Data mask function by DQM Internal four banks operation.
  • Auto refresh and self refresh 8192 refresh cycles / 64ms Programmable Burst Length and Burst Type - 1, 2, 4, 8 or Full page for Sequential Burst.
  • - 1, 2, 4 o.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HY5756820C_HynixSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number HY5756820LT
Manufacturer SK Hynix
File Size 101.17 KB
Description 4 Banks x 8M x 8Bit Synchronous DRAM
Datasheet download datasheet HY5756820LT Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HY57V28420BLT 4Banks x 8M x 4bits Synchronous DRAM Hynix
HY57V28420BT 4Banks x 8M x 4bits Synchronous DRAM Hynix
HY57V561620BLT-H DRAM Pioneer
HY57V641620FTP Synchronous DRAM Memory 64Mbit Hynix
HY57V641620LTP Synchronous DRAM Memory 64Mbit Hynix

Other Datasheets by SK Hynix

Part Number Description
HY5756820C 4 Banks x 8M x 8Bit Synchronous DRAM
HY5756820CT 4 Banks x 8M x 8Bit Synchronous DRAM
HY57V121620LT Synchronous DRAM
HY57V121620T Synchronous DRAM
HY57V1616010 (HY57V16x010) 16M SDRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com HY57V56820C(L)T 4 Banks x 8M x 8Bit Synchronous DRAM DESCRIPTION The HY57V56820C is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. The HY57V56820C is organized as 4banks of 8,388,608x8. The HY57V56820C is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.
Published: |