Datasheet4U Logo Datasheet4U.com

HT6560A - VL-Bus IDE Controler

General Description

JAN.04.1994 PAGE: 1 HT

6560A is a VL_Bus IDE controller which provides a control logic and data path between 486, 386 VL_Bus and IDE drives.

6560A is fully compatible with the ANSI ATA revision 3.0 specification for IDE hard disk operation and VESA VL_Bus revision

Key Features

  • VESA VL_Bus rev 1.0 compatible. Connects directly to VL_Bus and IDE interface no extra TTL needed. Supports 16 bits and 32 bits data transfer. Zero wait_state 50MHz operation. Support read pre-fetch, posted write and I/O channel ready function. Support various type of ANSI ATA compatible IDE drives. Program mable command active and recovery time. Support primary and secondary I/O port se.

📥 Download Datasheet

Datasheet Details

Part number HT6560A
Manufacturer Holtek Microelectronics
File Size 1.13 MB
Description VL-Bus IDE Controler
Datasheet download datasheet HT6560A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HT656 318 Series of Decoders Holtek Semiconductor Inc
HT651 318 Series of Decoders Holtek Semiconductor Inc
HT651023B LVDS serializer/decoder transmitter HTCSEMI
HT651024B LVDS serializer/decoder transmitter HTCSEMI
HT6513 Mouse Controller Holtek Semiconductor Inc

Other Datasheets by Holtek Microelectronics

Part Number Description
HT6560B VL-Bus IDE Controler
HT6550 Super I/O Controller
HT6550A Super I/O Controller
HT6551 Super I/O Controller
HT6570 I/O TTL Integration

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HT — 6560A VL_BUS IDE CONTROLLER A. General Description — JAN.04.1994 PAGE: 1 HT–6560A is a VL_Bus IDE controller which provides a control logic and data path between 486, 386 VL_Bus and IDE drives. The HT–6560A is fully compatible with the ANSI ATA revision 3.0 specification for IDE hard disk operation and VESA VL_Bus revision 1.0 specification for local bus PC drives. The HT–6560A is a high performance and fully design for IDE application. At the host CPU interface, HT–6560A provides a posted write and pre-fetched read fully 32 bits data path. It can operate up to 50 MHz and zero wait-state cycle. Double word read and write operations are provided. It also allows concurrent IDE and CPU memory operations to maximize system performance. Flexible IDE drive interface timing selection.