Datasheet4U Logo Datasheet4U.com

HI-8040 - CMOS HIGH VOLTAGE DISPLAY DRIVER

Description

The HI-8040 is a CMOS integrated circuit designed for high voltage LCD display drive applications.

It can drive 85 segments at voltages between +5 and -30 volts.

An optional negative converter can generate the negative display drive voltage.

Features

  • ! 4 MHz serial input data rate ! 85 segment outputs ! Cascadable ! 5 Volt inputs translated to 35 Volts ! Test pins allow hardware all "ON", all "OFF" or alternating ! Monitors backplane oscillation and forces all segments to "OFF" condition if below 10Hz ! Negative voltage converter available on-chip ! CMOS low power ! Military processing available.

📥 Download Datasheet

Datasheet Details

Part number HI-8040
Manufacturer Holt Integrated Circuits
File Size 701.33 KB
Description CMOS HIGH VOLTAGE DISPLAY DRIVER
Datasheet download datasheet HI-8040 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HI-8045 CMOS HIGH VOLTAGE DISPLAY DRIVER Holt Integrated
HI-8050 CMOS High Voltage Display Driver HOLTIC
HI-8051 CMOS High Voltage Display Driver HOLTIC
HI-8150 CMOS High Voltage Display Driver HOLTIC
HI-8151 CMOS High Voltage Display Driver HOLTIC

Other Datasheets by Holt Integrated Circuits

Part Number Description
HI-8010 CMOS HIGH VOLTAGE DISPLAY DRIVER
HI-8020 CMOS HIGH VOLTAGE DISPLAY DRIVER
HI-8105 PROGRAMMABLE DIVIDER WITH OSC OR CLK
HI-8106 PROGRAMMABLE DIVIDER WITH OSC OR CLK
HI-8110 CMOS HIGH VOLTAGE DISPLAY DRIVER

Full PDF Text Transcription

Click to expand full text
HI-8040 September 1999 GENERAL DESCRIPTION The HI-8040 is a CMOS integrated circuit designed for high voltage LCD display drive applications. It can drive 85 segments at voltages between +5 and -30 volts. An optional negative converter can generate the negative display drive voltage. Test inputs facilitate opens and shorts testing. The backplane frequency is checked and, as long as power is available, the segments are shut "Off" if the frequency becomes too low. The HI-8040 is part of a family of display drivers which control segment information in the same way. Data is serially clocked into the device and the data for all segment outputs are latched in parallel when the Load input transitions from high to low.
Published: |