Datasheet4U Logo Datasheet4U.com

HD74LVC16373A - 16-bit D-type Transparent Latches with 3-state Outputs

Description

The HD74LVC16373A has sixteen D type latches with three state outputs in a 48 pin package.

When the latch enable input is high, the Q outputs will follow the D inputs.

When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again.

Features

  • VCC = 2.0 V to 5.5 V All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VOUT (Max. ) = 5.5 V (@VCC = 0 V or output off state) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C) High output current ±24 mA (@VCC = 3.0 V to 5.5 V) Function Table Inputs G H L L L H: L: X: Z: Q0: LE X H H L D X L H X Output Q Z L H Q0 High level Low level Immaterial High impedanc.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LVC16373A 16-bit D-type Transparent Latches Renesas
HD74LVC16374A 16-bit D-type Flip Flops Renesas
HD74LVC16240A 16-bit Buffers / Line Drivers Renesas
HD74LVC16245A 16-bit Bus Transceivers Renesas
HD74LVC125A Quad. Bus Buffer Gates Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74LVC16374A 16-bit D-type Flip Flops with 3-state Outputs
HD74LVC16240A 16-bit Buffers / Line Drivers with 3-state Outputs
HD74LVC16241 16-bit Buffers / Line Drivers with 3-state Outputs
HD74lVC16244A 16-bit Buffers / Line Drivers with 3-state Outputs
HD74LVC16245A 16-bit Bus Transceivers with 3-state Outputs

Full PDF Text Transcription

Click to expand full text
HD74LVC16373A 16-bit D-type Transparent Latches with 3-state Outputs ADE-205-121B(Z) 3rd Edition December 1996 Description The HD74LVC16373A has sixteen D type latches with three state outputs in a 48 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input (1 G, 2G), all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Published: |