Datasheet4U Logo Datasheet4U.com

HD74HCT643 - Octal Bus Transceivers (with 3-state outputs)

Description

Both the HD74HCT640 and the HD74HCT643 have one active low enable input (G ), and a direction control (DIR).

When the DIR input is high, data flows from the A inputs to the B outputs.

When DIR is low, data flows from B to A.

Features

  • LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility High Speed Operation: tpd (A to B) = 14.5 ns typ (CL = 50 pF) High Output Current: Fanout of 15 LSTTL Loads Wide Operating Voltage: VCC = 4.5 to 5.5 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) Function Table Control Input G L L H DIR L H X Operation HD74HCT640 B data to A bus A data to B bus Isolation HD74HCT6.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HCT1G00 2-input NAND Gate Renesas Technology
HD74HCT1G08 2-input AND Gate Renesas Technology
HD74HCT1G32 High Speed CMOS two input OR gate Using Silicon Gate CMOS Process Renesas Technology
HD74HCT1G66 Analog Switch Renesas Technology
HD74HCT238 3-to-8-line Decoder/Demultiplexer Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74HCT640 Octal Bus Transceivers (with 3-state outputs)
HD74HCT620 Octal Bus Transceivers (with inverted 3-state outputs)/
HD74HCT623 Octal Bus Transceivers (with inverted 3-state outputs)/
HD74HCT688 8-bit Magnitude Comparator
HD74HCT00A Quad. 2-input Positive NAND Gates

Full PDF Text Transcription

Click to expand full text
HD74HCT640/HD74HCT643 Octal Bus Transceivers (with 3-state outputs) Description Both the HD74HCT640 and the HD74HCT643 have one active low enable input (G ), and a direction control (DIR). When the DIR input is high, data flows from the A inputs to the B outputs. When DIR is low, data flows from B to A. The HD74HCT640 transfers inverted data from one bus to the other. The HD74HCT643 transfers inverted data from the A bus to the B bus and non-inverted data from the B bus to the A bus. Features • • • • • • LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility High Speed Operation: tpd (A to B) = 14.5 ns typ (CL = 50 pF) High Output Current: Fanout of 15 LSTTL Loads Wide Operating Voltage: VCC = 4.5 to 5.
Published: |