Datasheet4U Logo Datasheet4U.com

HD74HC354 - 8-to-1-line Data Selectors/Multiplexer Register(with 3-state outputs)

Description

This data selectors/multiplexers contains full on-chip binary decoding to select one of eight data sources.

The data select address is stored in transparent latches that are enabled by a low level address on pin 11, Select Control.

Features

  • High Speed Operation: tpd (DC to W, Y) = 23 ns typ (CL = 50 pF) High Output Current: Fanout of 15 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) HD74HC354 Function Table Inputs Select S1 X X X L L L L L L L L H H H H H H H H S2 X X X L L L L H H H H L L L L H H H H S0 X X X L L H H L L H H L L H H L L H H Data Control DC X X X L H L H L H L H L H L.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC354 8-to-1-line Data Selector/Multiplexer/Register Renesas
HD74HC352 Dual 4-to-1-line Data Selectors/Multiplexers Renesas
HD74HC353 Dual 4-to-1-line Data Selectors/Multiplexers Renesas
HD74HC356 8-to-1-line Data Selector/Multiplexer/Register Renesas
HD74HC30 8-input NAND Gates Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74HC352 Dual 4-to-1-line Data Selectors/Multiplexers
HD74HC353 Dual 4-to-1-line Data Selectors/Multiplexers (with 3-state outputs)
HD74HC356 8-to-1-line Data Selectors/Multiplexer/Register(with 3-state outputs)
HD74HC30 8-input NAND Gate
HD74HC32 Quad. 2-input OR Gates

Full PDF Text Transcription

Click to expand full text
HD74HC354 8-to-1-line Data Selectors/Multiplexer Register (with 3-state outputs) Description This data selectors/multiplexers contains full on-chip binary decoding to select one of eight data sources. The data select address is stored in transparent latches that are enabled by a low level address on pin 11, Select Control. Data on the 8 input lines is stored in a parallel input/output register which in the HD74HC354 is composed of 8 transparent latches enabled by a low level on pin 9, Data Control. Both true (Y) and complementary (W) 3-state outputs are available.
Published: |