Datasheet4U Logo Datasheet4U.com

HD74BC245A - Octal Bus Transceivers With 3 State Outputs

Description

The HD74BC245A provides high drivability and operation equal to or better than high speed bipolar standard logic IC by using Bi-CMOS process.

Features

  • low power dissipation that is about 1/5 of high speed bipolar logic IC, when the frequency is 10 MHz. The device has ten buffers with three state outputs in a 20 pin package. Each device has an active low enable input G and a direction control input DiR. When DiR is high, data flows from the A inputs to the B outputs. When DiR is low, data flows from the B inputs to the A outputs. When G is high, disables both A and B ports by placing then in a high impedance. Features.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74BC245A Octal Bus Transceivers Renesas
HD74BC240A Octal Buffers/Line Drivers Renesas
HD74BC244A Octal Buffers/Line Drivers Renesas
HD74BC373A Octal D Type Transparent Latches Renesas
HD74BC374A Octal D Type Flip Flops Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74BC240A Octal Buffers/Line Drivers With 3 State Outputs
HD74BC244A Octal Buffers/Line Drivers With 3 State Outputs
HD74BC373A Octal D Type Transparent Latches With 3 State Outputs
HD74BC374A Octal D Type Flip Flops With 3 State Outputs
HD74BC533A Octal D Type Transparent Latches With 3 State Outputs

Full PDF Text Transcription

Click to expand full text
HD74BC245A Octal Bus Transceivers With 3 State Outputs ADE-205-008A (Z) Rev. 1 March 1993 Description The HD74BC245A provides high drivability and operation equal to or better than high speed bipolar standard logic IC by using Bi-CMOS process. The device features low power dissipation that is about 1/5 of high speed bipolar logic IC, when the frequency is 10 MHz. The device has ten buffers with three state outputs in a 20 pin package. Each device has an active low enable input G and a direction control input DiR. When DiR is high, data flows from the A inputs to the B outputs. When DiR is low, data flows from the B inputs to the A outputs. When G is high, disables both A and B ports by placing then in a high impedance.
Published: |