Datasheet4U Logo Datasheet4U.com

HD74ALVCH16835 - 18-bit Universal Bus Driver with 3-state Outputs

Description

The HD74ALVCH16835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V V CC operation.

Data flow from A to Y is controlled by the output enable (OE ).

The device operates in the transparent mode when the latch enable (LE) input is high.

Features

  • Supports unregulated battery operation down to 2.7 V.
  • Bus hold on data inputs eliminates the need for external pullup resistors.
  • Distrlbuted VCC and GND pin conflguration minimizes high speed switching noise. HD74ALVCH16835 Function Table Inputs OE H L L L L L L H: L: X: Z: ↑: Notes: LE X H H L L L L CLK X X X ↑ ↑ H L A X L H L H X X Output Y Z L H L H Y0.
  • 1 Y0.
  • 2 High level Low level Immaterial High impedance Low to high transition 1. Output level before t.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74ALVCH16831 1-to 4 Address Register / Driver Renesas
HD74ALVCH16820 3.3-V 10-bit Flip Flops Renesas
HD74ALVCH16827 20-bit Buffers / Drivers Renesas
HD74ALVCH162244 16-bit Buffers / Drivers Renesas
HD74ALVCH162270 12-bit to 24-bit Registered Bus Exchanger Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74ALVCH16830 1-bit to 2-bit Address Driver with 3-state Outputs
HD74ALVCH16831 1-to 4 Address Register / Driver with 3-state Outputs
HD74ALVCH16836 20-bit Universal Bus Driver with 3-state Outputs
HD74ALVCH16820 3.3-V 10-bit Flip Flops with Dual Outputs
HD74ALVCH16821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs

Full PDF Text Transcription

Click to expand full text
HD74ALVCH16835 18-bit Universal Bus Driver with 3-state Outputs ADE-205-126D (Z) 5th. Edition December 1999 Description The HD74ALVCH16835 is an 18-bit universal bus driver designed for 2.3 V to 3.6 V V CC operation. Data flow from A to Y is controlled by the output enable (OE ). The device operates in the transparent mode when the latch enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If the LE is low, the A bus data is stored in the latch/flip flop on the low to high transition of CLK. When OE is high, the outputs are in the high impedance state.
Published: |