Datasheet4U Logo Datasheet4U.com

HD74ACT245 - Octal Bidirectional Transceiver with 3-State Input/Output

Description

The HD74AC245/HD74ACT245 contains eight non-inverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications.

Current sinking capability is 24 mA at both the A and B ports.

Features

  • Noninverting Buffers Bidirectional Data Path A and B Outputs Source/Sink 24 mA HD74ACT245 has TTL-Compatible Inputs Pin Names OE T/R A0 to A7 B 0 to B7 Output Enable Input Transmit/Receive Input Side A 3-State Inputs or 3-State Outputs Side B 3-State Inputs or 3-State Outputs HD74AC245/HD74ACT245 Pin Arrangement T/R 1 A0 2 A1 3 A2 4 A3 5 A4 6 A5 7 A6 8 A7 9 GND 10 (Top view) 20 VCC 19 OE 18 B0 17 B1 16 B2 15 B3 14 B4 13 B5 12 B6 11 B7 Truth Tables Inp.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74ACT245 Octal Bi-directional Transceiver Renesas
HD74ACT240 Octal Buffer/Line Driver Renesas
HD74ACT244 Octal Buffer/Line Driver Renesas
HD74ACT283 4-bit Binary Full Adder Renesas
HD74ACT107 Dual JK Flip-Flop Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74ACT240 Octal Buffer/Line Driver with 3-State Output
HD74ACT241 Octal Buffer/Line Driver with 3-State Output
HD74ACT244 Octal Buffer/Line Driver with 3-State Output
HD74ACT280 9-bit Parity Generator/Checker
HD74ACT283 4-bit Binary Full Adder with Fast Carry

Full PDF Text Transcription

Click to expand full text
HD74AC245/HD74ACT245 Octal Bidirectional Transceiver with 3-State Input/Output Description The HD74AC245/HD74ACT245 contains eight non-inverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. Current sinking capability is 24 mA at both the A and B ports. The Transmit/Receive (T/R ) input determines the direction of data flow through the bidirectional transceiver. Transmit (active-High) enables data from A ports to B ports; Receive (active-Low) enables data from B ports to A ports. The Output Enable input, when High, disables, both A and B ports by placing them in a High Z condition.
Published: |