Datasheet4U Logo Datasheet4U.com

HD74AC373 - Octal Transparent Latch with 3-State Output

Description

The HD74AC373/HD74ACT373 consists of eight latches with 3-state outputs from bus organized system applications.

The flip-flops appear transparent to the data when Latch Enable (LE) is High.

When LE is Low, the data that meets the setup time is latched.

Features

  • Eight Latches in a Single Package 3-State Outputs for Bus Interfacing Outputs Source/Sink 24 mA HD74AC373 has TTL-Compatible Inputs HD74AC373/HD74ACT373 Pin Arrangement OE 1 O0 2 D0 3 D1 4 O1 5 O2 6 D2 7 D3 8 O3 9 Gnd 10 (Top view) 20 VCC 19 O7 18 D7 17 D6 16 O6 15 O5 14 D5 13 D4 12 O4 11 LE Logic Symbol D0 D1 D2 D3 D4 D5 D6 D7 LE OE O0 O1 O2 O3 O4 O5 O6 O7 Pin Names D0.
  • D7 LE OE O0.
  • O7 Data Inputs Latch Enable Input Output Enable I.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74AC373 Octal Transparent Latch Renesas
HD74AC374 Octal D-Type Flip-Flops Renesas
HD74AC32 Quad 2-Input OR Gate Renesas
HD74AC365 Hex Buffer/Driver Renesas
HD74AC366 Hex Inverter Buffer Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74AC374 Octal D-Type Flip-Flops with 3-State Output
HD74AC32 Quad 2-Input OR Gate
HD74AC365 Hex Buffer/Driver with 3-State Output
HD74AC366 Hex Inverter Buffer with 3-State Output
HD74AC367 Hex Buffer/Driver with 3-State Output

Full PDF Text Transcription

Click to expand full text
HD74AC373/HD74ACT373 Octal Transparent Latch with 3-State Output Description Diagram The HD74AC373/HD74ACT373 consists of eight latches with 3-state outputs from bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is High. When LE is Low, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is Low. When OE is High, the bus output is in the high impedance state.
Published: |