Datasheet4U Logo Datasheet4U.com

HD74AC298 - Quad 2-Input Multiplexer with Storage

Description

This device is a high-speed multiplexer with storage.

It selects four bits of data from two sources (Ports) under the control of a common Select input (S).

The selected data is transferred to the 4-bit output register synchronous with the HIGH-to-LOW transition of the Clock input ( CP ).

Features

  • Outputs Source/Sink 24 mA.
  • HD74ACT298 has TTL-Compatible Inputs Pin Arrangement I1b 1 I1a 2 I0a 3 I0b 4 I1c 5 I1d 6 I0d 7 GND 8 (Top view) 16 VCC 15 Qa 14 Qb 13 Qc 12 Qd 11 CP 10 S 9 I0c HD74AC298/HD74ACT298 Logic Symbol I0a I1a I0b I1b I0c I1c I0d I1d S CP Qa Qb Qc Qd Pin Names I1a.
  • I1d I0a.
  • I0d S CP Qa.
  • Qd Source 1 Data Inputs Source 0 Data Inputs Select Input Clock Pulse Input (Active Falling Edge) Outputs Function Table Inputs S L H X H Cp.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74AC240 Octal Buffer/Line Driver Renesas
HD74AC244 Octal Buffer/Line Driver Renesas
HD74AC245 Octal Bi-directional Transceiver Renesas
HD74AC259 8-bit Addressable Latch Renesas
HD74AC273 Octal D-Type Flip-Flop Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74AC240 Octal Buffer/Line Driver with 3-State Output
HD74AC241 Octal Buffer/Line Driver with 3-State Output
HD74AC244 Octal Buffer/Line Driver with 3-State Output
HD74AC245 Octal Bidirectional Transceiver with 3-State Input/Output
HD74AC259 8-bit Addressable Latch

Full PDF Text Transcription

Click to expand full text
HD74AC298/HD74ACT298 Quad 2-Input Multiplexer with Storage Description This device is a high-speed multiplexer with storage. It selects four bits of data from two sources (Ports) under the control of a common Select input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH-to-LOW transition of the Clock input ( CP ). The 4-bit register is fully edge triggered. The Data inputs (I0 and I1) and Select input (S) must be stable only one setup time prior to the HIGH-to-LOW transition of the clock for predictable operation.
Published: |