Datasheet4U Logo Datasheet4U.com

HD74AC175 - Quad D-Type Flip-Flop

Description

The HD74AC175 is a high-speed quad D flip-flop.

The device is useful for general flip-flop requirements where clock and clear inputs are common.

The information on the D inputs is stored during the Low-toHigh clock transition.

Features

  • Edge-Triggered D-Type Inputs Buffered Positive Edge-Triggered Clock Asynchronous Common Reset True and Complement Output Outputs Source/Sink 24 mA HD74AC175 Pin Arrangement MR 1 Q0 2 Q0 3 D0 4 D1 5 Q1 6 Q1 7 GND 8 (Top view) 16 VCC 15 Q3 14 Q3 13 D3 12 D2 11 Q2 10 Q2 9 CP Logic Symbol D0 CP D1 D2 D3 MR Q0 Q0 Q1 Q1 Q2 Q2 Q3 Q3 Pin Names D0 to D3 CP MR Q0 to Q3 Q0 to Q 3 Data Inputs Clock Pulse Input Master Reset Input True Outputs Comple.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74AC175 Quad D-Type Flip-Flop Renesas
HD74AC174 Hex D-Type Flip-Flop Renesas
HD74AC107 Dual JK Flip-Flop Renesas
HD74AC112 Dual JK Negative Edge-Triggered Flip-Flop Renesas
HD74AC123A Dual Retriggerable Resettable Multivibrator Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74AC174 Hex D-Type Flip-Flop with Master Reset
HD74AC107 Dual JK Flip-Flop (with Separate Clear and Clock)
HD74AC112 Dual JK Negative Edge-Triggered Flip-Flop
HD74AC123A Dual Retriggerable Resettable Multivibrator
HD74AC125 Quad Buffer/Line Driver with 3-State Output

Full PDF Text Transcription

Click to expand full text
HD74AC175 Quad D-Type Flip-Flop Description The HD74AC175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the Low-toHigh clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when Low.
Published: |