Datasheet4U Logo Datasheet4U.com

HI-6135 - Compact Remote Terminal

Description

The 3.3V CMOS HI-6135 device is a member of Holt’s MIL-STD-1553 MAMBATM family and provides a complete Remote Terminal interface between a host processor and MIL-STD-1553B bus.

The terminal communicates with the MIL-STD-1553 buses through an on-chip dual bus transceiver and external transformers.

Features

  • 8K x 17-bit words internal static RAM with parity.
  • Autonomous terminal operation requires minimal host intervention.
  • 40 MHz SPI Host Interface.
  • MIL-STD-1760 option sets Busy bit in Status Word response during initialization.
  • World’s smallest RT solution, QFN package measures just 6mm x 6mm.
  • 16-bit time tag counter and independent clock sources.
  • 64-Word Interrupt Log Buffer queues the most recent 32 interrupts. Hardware-assisted.

📥 Download Datasheet

Datasheet Details

Part number HI-6135
Manufacturer HOLTIC
File Size 2.27 MB
Description Compact Remote Terminal
Datasheet download datasheet HI-6135 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HI-6110 MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor Holt Integrated Circuits
HI-6120 MIL-STD-1553 Remote Terminal Holt Integrated Circuits
HI-6121 MIL-STD-1553 Remote Terminal Holt Integrated Circuits
HI-6010 ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS Holt Integrated Circuits
HI-674A Complete/ 12-Bit A/D Converters with Microprocessor Interface Intersil Corporation

Other Datasheets by HOLTIC

Part Number Description
HI-6130 3.3V BC / MT / RT Multi-Terminal Device
HI-6131 3.3V BC / MT / RT Multi-Terminal Device
HI-6132 3.3V BC / MT / RT Multi-Terminal Device
HI-6136 Compact Multi-Terminal Device
HI-6137 Compact Multi-Terminal Device

Full PDF Text Transcription

Click to expand full text
November, 2016 MAMBATM: HI-6135 3.3V MIL-STD-1553 / MIL-STD-1760 Compact Remote Terminal with SPI Host Interface GENERAL DESCRIPTION The 3.3V CMOS HI-6135 device is a member of Holt’s MIL-STD-1553 MAMBATM family and provides a complete Remote Terminal interface between a host processor and MIL-STD-1553B bus. The terminal communicates with the MIL-STD-1553 buses through an on-chip dual bus transceiver and external transformers. The user allocates 16K bytes of on-chip static RAM to suit application requirements. The HI-6135 communicates with the host via a 40 MHz 4-wire serial peripheral interface (SPI). Programmable interrupts provide terminal status to the host processor. Circular data buffers in RAM have interrupts for rollover and programmable “level attained”.
Published: |