Datasheet4U Logo Datasheet4U.com

NM24C65 - 64K-Bit Extended 2-Wire Bus Interface Serial EEPROM with Write Protect

Description

The NM24C65 devices are 65,536 bits of CMOS nonvolatile electrically erasable memory.

These devices offer the designer different low voltage and low power options, and they conform to all in the Extended IIC 2-wire protocol.

Features

  • s Extended operating voltage 2.7V.
  • 5.5V s 400 KHz clock frequency (F) at 2.7V - 5.5V s 200µA active current typical 10µA standby current typical 1µA standby typical (L) 0.1µA standby typical (LZ) s IIC compatible interface.
  • Provides bidirectional data transfer protocol s 32 byte page write mode.
  • Minimizes total write time per byte s Self timed write cycle Typical write cycle time of 6ms s Hardware write protect for upper block s Endurance: 1,000,000 data changes s Dat.

📥 Download Datasheet

Datasheet Details

Part number NM24C65
Manufacturer Fairchild (onsemi)
File Size 86.26 KB
Description 64K-Bit Extended 2-Wire Bus Interface Serial EEPROM with Write Protect
Datasheet download datasheet NM24C65 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NM24C03 Serial EEPROM National Semiconductor
NM24C05 Serial EEPROM National Semiconductor
NM24C09 8K-Bit Standard 2-Wire Bus Interface Serial EEPROM Fairchild Semiconductor
NM24C09 8K-Bit Serial EEPROM National
NM24C16U (NM24C16U / NM24C17U) 16K-Bit Serial EEPROM Fairchild Semiconductor

Other Datasheets by Fairchild (onsemi)

Part Number Description
NM24C02 2K-Bit Standard 2-Wire Bus
NM24C03 2K-Bit Standard 2-Wire Bus
NM24C04 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C05 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C08 8K-Bit Standard 2-Wire Bus Interface Serial EEPROM

Full PDF Text Transcription

Click to expand full text
NM24C65 64K-Bit Extended 2-Wire Bus Interface Serial EEPROM with Write Protect PRELIMINARY March 1999 NM24C65 64K-Bit Extended 2-Wire Bus Interface Serial EEPROM with Write Protect General Description: The NM24C65 devices are 65,536 bits of CMOS nonvolatile electrically erasable memory. These devices offer the designer different low voltage and low power options, and they conform to all in the Extended IIC 2-wire protocol. Furthermore, they are designed to minimize device pin count and simplify PC board layout requirements. The upper half of the memory can be disabled (Write Protection) by connecting the WP pin to VCC. This section of memory then becomes ROM.
Published: |