Datasheet4U Logo Datasheet4U.com

MM74C74 - Dual D-Type Flip-Flop

General Description

The MM74C74 dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors.

Each flip-flop has independent data, preset, clear and clock inputs and Q and Q outputs.

Key Features

  • s Supply voltage range: 3V to 15V s Tenth power TTL compatible: Drive 2 LPT2L loads.
  • Industrial electronics.
  • Remote metering.
  • Computers Ordering Code: Order Number MM74C74M MM74C74N Package Number M14A N14A Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74C74 Dual D Flip-Flop National
MM74C76 Dual J-K Flip-Flops Fairchild Semiconductor
MM74C00 Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate National
MM74C02 Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate National
MM74C04 Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate National

Other Datasheets by Fairchild (now onsemi)

Part Number Description
MM74C73 Dual J-K Flip-Flops
MM74C00 Quad 2-Input NAND Gate . Quad 2-Input NOR Gate . Hex Inverter
MM74C02 Quad 2-Input NAND Gate . Quad 2-Input NOR Gate . Hex Inverter
MM74C04 Quad 2-Input NAND Gate . Quad 2-Input NOR Gate . Hex Inverter
MM74C08 Quad 2-Input AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM74C74 Dual D-Type Flip-Flop October 1987 Revised January 1999 MM74C74 Dual D-Type Flip-Flop General Description The MM74C74 dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. Each flip-flop has independent data, preset, clear and clock inputs and Q and Q outputs. The logic level present at the data input is transferred to the output during the positive going transition of the clock pulse. Preset or clear is independent of the clock and accomplished by a low level at the preset or clear input. s High noise immunity: 0.45 VCC (typ.) s Low power: 50 nW (typ.) s Medium speed operation: 10 MHz (typ.