Datasheet4U Logo Datasheet4U.com

74F673A - 16-Bit Serial-In / Serial/Parallel-Out Shift Register

Description

The 74F673A contains a 16-bit serial-in, serial-out shift register and a 16-bit Parallel-Out storage register.

A single pin serves either as an input for serial entry or as a 3STATE serial output.

In the Serial-Out mode, the data recirculates in the shift register.

Features

  • s Serial-to-parallel converter s 16-bit serial I/O shift register s 16-bit parallel-out storage register s Recirculating serial shifting s Recirculating parallel transfer s Common serial data I/O pin s Slim 24 lead package Ordering Code: Order Number 74F673ASC 74F673APC 74F673ASPC Package Number M24B N24A N24C Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F670 4 x 4 register file Philips
74F674 16-bit serial/parallel-in / serial-out shift register Philips
74F676 16-Bit Serial/Parallel-In / Serial-Out Shift Register National Semiconductor
74F676 16-bit serial/parallel-in / serial-out shift register Philips
74F604 Dual octal latch Philips

Other Datasheets by Fairchild (onsemi)

Part Number Description
74F675A 16-Bit Serial-In / Serial/Parallel-Out Shift Register
74F676 16-Bit Serial/Parallel-In / Serial-Out Shift Register
74F620 Inverting Octal Bus Transceiver
74F64 4-2-3-2-Input AND-OR-Invert Gate
74F640 Octal Bus Transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74F673A 16-Bit Serial-In, Serial/Parallel-Out Shift Register April 1988 Revised August 1999 74F673A 16-Bit Serial-In, Serial/Parallel-Out Shift Register General Description The 74F673A contains a 16-bit serial-in, serial-out shift register and a 16-bit Parallel-Out storage register. A single pin serves either as an input for serial entry or as a 3STATE serial output. In the Serial-Out mode, the data recirculates in the shift register. By means of a separate clock, the contents of the shift register are transferred to the storage register for parallel outputting. The contents of the storage register can also be parallel loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel transfer. The storage register may be cleared via STMR.
Published: |