Datasheet4U Logo Datasheet4U.com

74C165 - Parallel-Load 8-Bit Shift Register

Description

The MM74C165 functions as an 8-bit parallel-load, serial shift register.

Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD (PL) is low.

Shifting is inhibited as long as PL is low.

Features

  • s Wide supply voltage range: 3V to 15V s Guaranteed noise margin: 1V s High noise immunity: 0.45 VCC (typ. ) s Low power TTL compatibility: fan out of 2 driving 74L s Parallel loading independent of clock s Dual clock inputs s Fully static operation Ordering Code: Order Number MM74165N Package Number N16E Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74C165 Parallel-Load 8-Bit Shift Register National Semiconductor
74C14 MM74C14 Fairchild Semiconductor
74C157 Quad 2-Input Multiplexers Fairchild Semiconductor
74C173 TRI-STATE Quad D Flip-Flop National Semiconductor
74C192 MM74C192 ETC

Other Datasheets by Fairchild (onsemi)

Part Number Description
74C02N MM74C02N
74C08 Quad 2-Input AND Gate
74C32 MM74C32
74C42 BCD-to-Decimal Decoder
74C85 4-Bit Magnitude Comparator

Full PDF Text Transcription

Click to expand full text
MM74C165 Parallel-Load 8-Bit Shift Register October 1987 Revised May 2002 MM74C165 Parallel-Load 8-Bit Shift Register General Description The MM74C165 functions as an 8-bit parallel-load, serial shift register. Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD (PL) is low. Shifting is inhibited as long as PL is low. Data is sequentially shifted from complementary outputs, Q7 and Q7, highest-order bit (P7) first. New serial data may be entered via the SERIAL DATA (Ds) input. Serial shifting occurs on the rising edge of CLOCK1 or CLOCK2. Clock inputs may be used separately or together for combined clocking from independent sources. Either clock input may be used also as an active-low clock enable.
Published: |