Datasheet4U Logo Datasheet4U.com

74VHCT373A - Octal D-Type Latch

Description

The VHCT373A is an advanced high speed CMOS octal Dtype latch with 3-STATE output fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

Features

  • s High speed: tPD = 7.7 ns (typ) at TA = 25°C s High Noise Immunity: VIH = 2.0V, VIL = 0.8V s Power Down Protection is provided on all inputs and outputs s Low Power Dissipation: ICC = 4 µA (max) @ TA = 25°C s Pin and Function Compatible with 74HCT373 Ordering Code: Order Number 74VHCT373AM 74VHCT373ASJ 74VHCT373AMTC 74VHCT373AN Package Number M20B M20D MTC20 N20A Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74VHCT373A Octal D-Type Latch STMicroelectronics
74VHCT374A Octal D-Type Flip-Flop STMicroelectronics
74VHCT32 Quad 2-input OR gate nexperia
74VHCT32-Q100 Quad 2-input OR gate nexperia
74VHCT32A QUAD 2-INPUT OR GATE STMicroelectronics

Other Datasheets by Fairchild (onsemi)

Part Number Description
74VHCT374A Octal D-Type Flip-Flop
74VHCT00A Quad 2-Input NAND Gate
74VHCT04A Hex Inverter
74VHCT08A Quad 2-Input AND Gate
74VHCT138A 3-to-8 Decoder/Demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74VHCT373A Octal D-Type Latch with 3-STATE Outputs July 1997 Revised April 1999 74VHCT373A Octal D-Type Latch with 3-STATE Outputs General Description The VHCT373A is an advanced high speed CMOS octal Dtype latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input (OE). The latches appear transparent to data when latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. When the OE input is HIGH, the eight outputs are in a high impedance state.
Published: |