Datasheet4U Logo Datasheet4U.com

74S175 - Hex/Quad D Flip-Flop

Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop lo gic.

All h ave a d irect cle ar input, and the quad (DM74S175) versions feature complementary outputs from each flip-flop.

Features

  • s DM74S174 contain six flip-flops with single-rail outputs. s DM74S175 con tain fo ur fl ip-flops w ith do uble-rail outputs. s Buffered clock and direct clear inputs s Individual data input to each flip-flop s.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74S10 STTL type three 3-input NAND gate TW
74S133 13-Input NAND Gate SYC
74S134 12-INPUT POSITIVE-NAND GATES Fairchild
74S134 12-INPUT POSITIVE-NAND GATES Signetics
74S135 Quad Exclusive OR/NOR Gate Fairchild

Other Datasheets by Fairchild (onsemi)

Part Number Description
74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
74S138 Decoder/Demultiplexer
74S139 Decoder/Demultiplexer
74S140 Dual 4-Input NSND Line Driver
74S153 Dual 1-of-4 Line Data Selector/Multiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74S174 • DM74S175 Hex/Quad D Flip-Flop with Clear August 1986 Revised April 2000 DM74S174 • DM74S175 Hex/Quad D Flip-Flop with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop lo gic. All h ave a d irect cle ar input, and the quad (DM74S175) versions feature complementary outputs from each flip-flop. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either th e H IGH or LOW l evel, th e D i nput si gnal has no effect at the output.
Published: |