Datasheet4U Logo Datasheet4U.com

74LVX74 - Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop

General Description

The LVX74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs.

Information at the input is transferred to the outputs on the positive edge of the clock pulse.

Key Features

  • Input voltage level translation from 5V to 3V.
  • Ideal for low power/low noise 3.3V.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVX74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop ON Semiconductor
74LVX00 LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE STMicroelectronics
74LVX05 Low voltage CMOS HEX inverter STMicroelectronics
74LVX08 LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE STMicroelectronics
74LVX125 LOW VOLTAGE QUAD BUS BUFFERS STMicroelectronics

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74LVX00 Low Voltage Quad 2-Input NAND Gate
74LVX02 Low Voltage Quad 2-Input NOR Gate
74LVX04 Low Voltage Hex Inverter
74LVX08 Low Voltage Quad 2-Input AND Gate
74LVX112 Low Voltage Dual J-K Flip-Flops

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVX74 — Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop February 2008 74LVX74 Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop Features ■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switching noise level and dynamic threshold performance General Description The LVX74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.