Datasheet4U Logo Datasheet4U.com

74LVTH16652 - Low Voltage 16-Bit Transceiver/Register

General Description

The LVTH16652 consists of sixteen bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers.

Key Features

  • s Input and output interface capability to systems at 5V VCC s Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs s Live insertion/extraction permitted s Power Up/Down high impedance provides glitch-free bus loading s Outputs source/sink.
  • 32 mA/+64 mA s Functionally compatible with the 74 series 16652 s Latch-up performance exceeds 500 mA Ordering Code: Order Number 74LVTH16652MEA 74LVTH16652MTD Package Number MS56A MTD56 Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVTH16244 LOW VOLTAGE BICMOS 16 BIT BUS BUFFER STMicroelectronics
74LVTH16244B 16-bit buffer/driver nexperia
74LVTH16245B 3.3V 16-bit transceiver NXP Semiconductors
74LVTH16245B 16-bit transceiver nexperia
74LVTH16374A 3.3V 16-bit edge-triggered D-type flip-flop NXP Semiconductors

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74LVTH16646 Low Voltage 16-Bit Transceiver/Register
74LVTH162240 Low Voltage 16-Bit Inverting Buffer/Line Driver
74LVTH162244 Low Voltage 16-Bit Buffer/Line Driver
74LVTH162245 Low Voltage 16-Bit Transceiver
74LVTH162373 Low Voltage 16-Bit Transparent Latch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVTH16652 Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs January 2000 Revised January 2000 74LVTH16652 Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs General Description The LVTH16652 consists of sixteen bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to the HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function (see Functional Description).