Datasheet4U Logo Datasheet4U.com

74ABT377 - Octal D-Type Flip-Flop

Description

The ABT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is LOW.

The register is fully edge-triggered.

Features

  • s Clock enable for address and data synchronization.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ABT377A Octal D-type flip-flop NXP
74ABT373A Octal transparent latch NXP
74ABT374A Octal D-type flip-flop NXP
74ABT32 Quad 2-input OR gate NXP
74ABT32 Quad 2-input OR gate nexperia

Other Datasheets by Fairchild (onsemi)

Part Number Description
74ABT373 Octal Transparent Latch
74ABT374 Octal D-Type Flip-Flop
74ABT125 Quad Buffer
74ABT126 Quad Buffer
74ABT162244 16-Bit Buffer/Line Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74ABT377 Octal D-Type Flip-Flop with Clock Enable January 1993 Revised November 1999 74ABT377 Octal D-Type Flip-Flop with Clock Enable General Description The ABT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.
Published: |