Datasheet4U Logo Datasheet4U.com

74ABT273 - Octal D-Type Flip-Flop

General Description

The ABT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered.

Key Features

  • s Eight edge-triggered D-type flip-flops s Buffered common clock s Buffered, asynchronous Master Reset s See ABT377 for clock enable version s See ABT373 for transparent latch version s See ABT374 for 3-STATE version s Output sink capability of 64 mA, source capability of 32 mA s Guaranteed latchup protection s High impedance glitch free bus loading during entire power up and power down cycle s Non-destructive hot insertion capability s Disable time less than enable time to avoid bus contention.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ABT273A Octal D-type flip-flop NXP
74ABT20 Dual 4-input NAND gate NXP
74ABT20 Dual 4-input NAND gate nexperia
74ABT20D Dual 4-input NAND gate nexperia
74ABT20DB Dual 4-input NAND gate nexperia

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74ABT2240 Octal Buffer/Line Driver
74ABT2244 Octal Buffer/Line Driver
74ABT240 Octal Buffer/Line Driver
74ABT241 Octal Buffer/Line Driver
74ABT244 Octal Buffer/Line Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74ABT273 Octal D-Type Flip-Flop January 1993 Revised November 1999 74ABT273 Octal D-Type Flip-Flop General Description The ABT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.