Datasheet4U Logo Datasheet4U.com

24C03EN - NM24C03EN

General Description

The NM24C02/03 devices are 2048 bits of CMOS non-volatile electrically erasable memory.

These devices conform to all specifications in the Standard IIC 2-wire protocol and are designed to minimize device pin count, and simplify PC board layout requirements.

Key Features

  • I Extended operating voltage 2.7V.
  • 5.5V I 400 KHz clock frequency (F) at 2.7V - 5.5V I 200µA active current typical 10µA standby current typical 1µA standby current typical (L) 0.1µA standby current typical (LZ) I IIC compatible interface.
  • Provides bi-directional data transfer protocol I Schmitt trigger inputs I Sixteen byte page write mode.
  • Minimizes total write time per byte I Self timed write cycle Typical write cycle time of 6ms I Hardware Write Protect for upper h.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
24C00 128-Bit I2C Bus Serial EEPROM Microchip
24C01 2-Wire Serial EEPROM ATMELCorporation
24C01 2-WIRE SERIAL CMOS EEPROM ISSI
24C01 1K/2K ELECTRICALLY ERASABLE PROGRAMMABLE ROM Turbo IC
24C01 I2C bus EEPROM STMicroelectronics

Other Datasheets by Fairchild (onsemi)

Part Number Description
24C03 NM24C03
24C05LN NM24C05
24C64L FM24C64L

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NM24C02/03 – 2K-Bit Standard 2-Wire Bus Interface Serial EEPROM February 2000 NM24C02/03 – 2K-Bit Standard 2-Wire Bus Interface Serial EEPROM General Description The NM24C02/03 devices are 2048 bits of CMOS non-volatile electrically erasable memory. These devices conform to all specifications in the Standard IIC 2-wire protocol and are designed to minimize device pin count, and simplify PC board layout requirements. The upper half (upper 1Kbit) of the memory of the NM24C03 can be write protected by connecting the WP pin to VCC. This section of memory then becomes unalterable unless WP is switched to VSS. This communications protocol uses CLOCK (SCL) and DATA I/O (SDA) lines to synchronously clock data between the master (for example a microprocessor) and the slave EEPROM device(s).