Datasheet4U Logo Datasheet4U.com

HB54A5129F1U-10B - 512MB Registered DDR SDRAM DIMM

Description

The HB54A5129F1U is a 64M × 72 × 1 bank Double Data Rate (DDR) SDRAM Module, mounted 18 pieces of 256Mbits DDR SDRAM (HM5425401BTT) sealed in TSOP package, 1 piece of PLL clock driver, 2 pieces of register driver and 1 piece of serial EEPROM (2k bits EEPROM) for Presence Detect (PD).

Features

  • 184-pin socket type package (dual lead out)  Outline: 133.35mm (Length) × 30.48mm (Height) × 4.00mm (Thickness)  Lead pitch: 1.27mm.
  • 2.5V power supply (VCC/VCCQ).
  • SSTL-2 interface for all inputs and outputs.
  • Clock frequency: 143MHz/133MHz/125MHz (max. ).
  • Data inputs and outputs are synchronized with DQS.
  • 4 banks can operate simultaneously and independently (Component).
  • Burst read/write operation.
  • Programmable burst length:.

📥 Download Datasheet

Datasheet Details

Part number HB54A5129F1U-10B
Manufacturer Elpida Memory
File Size 186.18 KB
Description 512MB Registered DDR SDRAM DIMM
Datasheet download datasheet HB54A5129F1U-10B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HB5-433BG LED ETC
HB5-433BG-B LED ETC
HB5-433BG-C LED ETC
HB5-433CG LED ETC
HB5-433CG-B LED ETC

Other Datasheets by Elpida Memory

Part Number Description
HB54A5129F1U-A75B 512MB Registered DDR SDRAM DIMM
HB54A5129F1U-B75B 512MB Registered DDR SDRAM DIMM
HB54A5129F1U 512MB Registered DDR SDRAM DIMM
HB54A5129F1 512MB Registered DDR SDRAM DIMM
HB54A5129F1-10B 512MB Registered DDR SDRAM DIMM

Full PDF Text Transcription

Click to expand full text
DATA SHEET 512MB Registered DDR SDRAM DIMM HB54A5129F1U-A75B/B75B/10B (64M words × 72 bits, 1 Bank) Description The HB54A5129F1U is a 64M × 72 × 1 bank Double Data Rate (DDR) SDRAM Module, mounted 18 pieces of 256Mbits DDR SDRAM (HM5425401BTT) sealed in TSOP package, 1 piece of PLL clock driver, 2 pieces of register driver and 1 piece of serial EEPROM (2k bits EEPROM) for Presence Detect (PD). Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 2-bit prefetch-pipelined architecture. Data strobe (DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable.
Published: |