Datasheet4U Logo Datasheet4U.com

UT54ACS74 - Radiation-Hardened Dual D Flip-Flops

Download the UT54ACS74 datasheet PDF. This datasheet also covers the UT54ACTS74 variant, as both devices belong to the same radiation-hardened dual d flip-flops family and are provided as variant models within a single manufacturer datasheet.

General Description

The UT54ACS74 and the UT54ACTS74 contain two independent D-type positive triggered flip-flops.

A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs.

Key Features

  • radiation-hardened CMOS - Latchup immune.
  • High speed.
  • Low power consumption www. DataSheet4U. com.
  • Single 5 volt supply.
  • Available QML Q or V processes.
  • Flexible package - 14-pin DIP - 14-lead flatpack.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (UT54ACTS74_ETC.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number UT54ACS74
Manufacturer Unknown Manufacturer
File Size 67.82 KB
Description Radiation-Hardened Dual D Flip-Flops
Datasheet download datasheet UT54ACS74 Datasheet

Full PDF Text Transcription for UT54ACS74 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for UT54ACS74. For precise diagrams, and layout, please refer to the original PDF.

UT54ACS74/UT54ACTS74 Radiation-Hardened Dual D Flip-Flops with Clear & Preset FEATURES radiation-hardened CMOS - Latchup immune • High speed • Low power consumption www.D...

View more extracted text
dened CMOS - Latchup immune • High speed • Low power consumption www.DataSheet4U.com • Single 5 volt supply • Available QML Q or V processes • Flexible package - 14-pin DIP - 14-lead flatpack DESCRIPTION The UT54ACS74 and the UT54ACTS74 contain two independent D-type positive triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirement is transferred to the outputs on the positive-going edge of the clock pulse.