Datasheet4U Logo Datasheet4U.com

PDM41256 - 256K Static RAM 32K x 8-Bit

General Description

The PDM41256 is a high-performance CMOS static RAM organized as 32,768 x 8 bits.

This product is produced in Paradigm’s proprietary CMOS technology which offers the designer the highest speed parts.

Key Features

  • s High-speed access times Com’l: 7, 8, 10, 12, and 15 ns Ind’l: 8, 10, 12, and 15 ns s Low power operation (typical) - PDM41256SA Active: 400 mW Standby: 150 mW - PDM41256LA Active: 350 mW Standby: 25 mW s Single +5V (±10%) power supply s TTL-compatible inputs and outputs s Packages Plastic SOJ (300 mil) - TSO Plastic TSOP - T 1 2 3 4 5 6 7 8 9 10 11 12.

📥 Download Datasheet

Datasheet Details

Part number PDM41256
Manufacturer Unknown Manufacturer
File Size 73.29 KB
Description 256K Static RAM 32K x 8-Bit
Datasheet download datasheet PDM41256 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PDM41024 1 Megabit Static RAM 128K x 8-Bit Paradigm
PDM41028 1 Megabit Static RAM Paradigm
PDM44018 64K x 18-Bit Fast CMOS SRAM Paradigm Technology
PDM44026 32K x 36-Bit Fast CMOS SRAM Paradigm Technology
PDM44028 64K x 18-Bit Fast CMOS SRAM Paradigm Technology

Other Datasheets by Unknown Manufacturer

Part Number Description
PDMB200E6 IGBT

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PDM41256 256K Static RAM 32K x 8-Bit Features s High-speed access times Com’l: 7, 8, 10, 12, and 15 ns Ind’l: 8, 10, 12, and 15 ns s Low power operation (typical) - PDM41256SA Active: 400 mW Standby: 150 mW - PDM41256LA Active: 350 mW Standby: 25 mW s Single +5V (±10%) power supply s TTL-compatible inputs and outputs s Packages Plastic SOJ (300 mil) - TSO Plastic TSOP - T 1 2 3 4 5 6 7 8 9 10 11 12 Description The PDM41256 is a high-performance CMOS static RAM organized as 32,768 x 8 bits. This product is produced in Paradigm’s proprietary CMOS technology which offers the designer the highest speed parts. Writing to this device is accomplished when the write enable (WE) and the chip enable (CE) inputs are both LOW. Reading is accomplished when WE remains HIGH and CE and OE are both LOW.