IN74AC109 - Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

Datasheet Details

Part number	IN74AC109
Manufacturer	ETC
File Size	170.72 KB
Description	Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
Datasheet	IN74AC109 Datasheet
Additional preview pages of the IN74AC109 datasheet.

📁 Similar Datasheet

IN74AC109 - Dual J-K Positive-Edge-Triggered Flip-Flop (IK Semiconductor)
IN74AC10 - Triple 3-Input Positive-NAND Gate (IK Semiconductor)
IN74AC11 - Triple 3-Input AND Gate (IK Semiconductor)
IN74AC112 - Dual J-K Negative-Edge-Triggered Flip-Flop (IK Semiconductor)
IN74AC125 - Quad 3-State Buffer (IK Semiconductor)
IN74AC132 - Quad 2-Input NAND Schmitt-Trigger Inverter (IK Semiconductor)
IN74AC138 - 3-8 Decoder/Demultiplexer (IK Semiconductor)
IN74AC139 - Dual 2-4 Decoder/Demultiplexer (IK Semiconductor)
IN74AC14 - Hex Schmitt-Trigger Inverter (IK Semiconductor)
IN74AC151 - 8-1 Data Selector/Multiplexer (IK Semiconductor)

Other Datasheets by ETC

IN74AC640 - Octal 3-State Inverting Bus Transceiver
IN74AC74 - Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
IN74ALS240A - OCTAL BUFFER / DRIVER WITH 3-STATE OUTPUTS
IN74HC123 - DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR
IN74HC125A - Quad 3-State Noninverting Buffers High-Performance Silicon-Gate CMOS
IN74HC138A - 1-of-8 Decoder/Demultiplexer High-Performance Silicon-Gate CMOS
IN74HC139A - Dual 1-of-4 Decoder/Demultiplexer High-Performance Silicon-Gate CMOS
IN74HC165 - 8-Bit Serial or Parallel-Input/Serial-Output Shift Register High-Performance Silicon-Gate CMOS

Full PDF Text Transcription

Click to expand full text

TECHNICAL DATA IN74AC109 Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74AC109 is identical in pinout to the LS/ALS109,HC/HCT109. The device inputs are compatible with standard CMOS outputs, with pullup resistors, they are compatible with LS/ALS outputs. This device consists of two J-K flip-flops with individual set, reset, and clock inputs. Changes at the inputs are reflected at the outputs with the next low-to-high transition of the clock. Both Q to Q outputs are available from each flip-flop. • Outputs Directly Interface to CMOS, NMOS, and TTL • Operating Voltage Range: 2.0 to 6.0 V • Low Input Current: 1.0 µA; 0.

Published: Apr 5, 2005 |