Datasheet4U Logo Datasheet4U.com

74AHCT164T14-13 - 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

Download the 74AHCT164T14-13 datasheet PDF. This datasheet also covers the 74AHCT164 variant, as both devices belong to the same 8-bit parallel-out serial shift registers family and are provided as variant models within a single manufacturer datasheet.

Description

The 74AHCT164 is a serial input 8-bit edge-triggered shift register that has outputs from each of eight stages.

Features

  • TTL compatible inputs. SERIAL DATA INPUT PINS The serial input data is entered at pin SDA or pin SDB as these are logically ANDED. Either input could be used as an active HIGH enable with data entry on the other pin. If a single input is desired, the pins can be tied together or the unused input can be tied HIGH. DATA ENTRY Data is shifted into Q0 from the serial input pins on each LOW to HIGH transition of the CP pin. Also during the CP edge the data is transferred from each Qn to Qn+1. The ser.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74AHCT164-Diodes.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
74AHCT164 8-bit serial-in/parallel-out shift register NXP
74AHCT164 8-bit serial-in/parallel-out shift register nexperia
74AHCT164-Q100 8-bit serial-in/parallel-out shift register nexperia
74AHCT164BQ 8-bit serial-in/parallel-out shift register nexperia
74AHCT164D 8-bit serial-in/parallel-out shift register nexperia

Other Datasheets by Diodes Incorporated

Part Number Description
74AHCT164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS
74AHCT164D14 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS
74AHCT164S14-13 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS
74AHCT125 QUADRUPLE 3-STATE BUFFER
74AHCT125S14 QUADRUPLE 3-STATE BUFFER

Full PDF Text Transcription

Click to expand full text
N EN EWWP RPORDOUDCUTC T 74AHCT164 400 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS Description The 74AHCT164 is a serial input 8-bit edge-triggered shift register that has outputs from each of eight stages. The device features TTL compatible inputs. SERIAL DATA INPUT PINS The serial input data is entered at pin SDA or pin SDB as these are logically ANDED. Either input could be used as an active HIGH enable with data entry on the other pin. If a single input is desired, the pins can be tied together or the unused input can be tied HIGH. DATA ENTRY Data is shifted into Q0 from the serial input pins on each LOW to HIGH transition of the CP pin. Also during the CP edge the data is transferred from each Qn to Qn+1.
Published: |