Datasheet4U Logo Datasheet4U.com

BUS-8559 - Variable Output Transceiver

Description

Designed specifically for use in automatic test equipment where a variable transmitter output level is required, the DDC Model BUS-8559 transceiver is a complete transmitter and receiver conforming to MIL standards 1553A and 1553B.

Features

  • coupled to the data bus with the specified transformer.
  • , and isolated (on the data side) with two 55 Ω fault isolation resistors, and loaded with two 70 Ω terminations (plus additional receivers), the data bus signal produced is a nominal 0 to 7.5 V pk-pk when measured at the output side of the 55 Ω resistors. When both DATA and DATA, inputs are held low or high, the transmitter presents a high impedance to the line. An external inhibit input is also provided, which allows the the transmitte.

📥 Download Datasheet

Datasheet Details

Part number BUS-8559
Manufacturer Data Device
File Size 227.83 KB
Description Variable Output Transceiver
Datasheet download datasheet BUS-8559 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
BUS-8553 Transceiver DDC
BUS-63100 MIL-STD-1553 DATA BUS SINGLE AND DUAL TRANSCEIVERS DDC
BUS-63102 MIL-STD-1553 DATA BUS SINGLE AND DUAL TRANSCEIVERS DDC
BUS-63104 MIL-STD-1553 DATA BUS SINGLE AND DUAL TRANSCEIVERS DDC
BUS-63105 MIL-STD-1553 DATA BUS SINGLE AND DUAL TRANSCEIVERS DDC

Other Datasheets by Data Device

Part Number Description
BUS-8553 Transceiver
BUS-8555 Data Bus Receiver
BUS-61553 Advanced Integrated MUX Hybrid
BUS-61553-xxxx Advanced Integrated MUX Hybrid
BUS-61554-xxxx Advanced Integrated MUX Hybrid

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com BUS-8559 VARIABLE OUTPUT MIL-STD-1553 TRANSCEIVER FEATURES coupled to the data bus with the specified transformer*, and isolated (on the data side) with two 55 Ω fault isolation resistors, and loaded with two 70 Ω terminations (plus additional receivers), the data bus signal produced is a nominal 0 to 7.5 V pk-pk when measured at the output side of the 55 Ω resistors. When both DATA and DATA, inputs are held low or high, the transmitter presents a high impedance to the line. An external inhibit input is also provided, which allows the the transmitter output to be removed from the line.. When a logic “1” is applied to the TX INHIBIT input, the transmitter is disabled, and the data inputs are ignored.
Published: |