Datasheet4U Logo Datasheet4U.com

CYF1072V - 18/36/72-Mbit Programmable 2-Queue FIFOs

Download the CYF1072V datasheet PDF. This datasheet also covers the CYF1018V variant, as both devices belong to the same 18/36/72-mbit programmable 2-queue fifos family and are provided as variant models within a single manufacturer datasheet.

Description

The Cypress programmable FIFO family offers the industry’s highest-density programmable FIFO memory device.

It has independent read and write ports, which can be clocked up to 100 MHz.

User can configure input and output bus sizes.

Features

  • Functional.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CYF1018V_CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CYFP10020I00 32-bit CPU Cypress
CYFP10020I01 32-bit CPU Cypress
CYFP10021I00 32-bit CPU Cypress
CYFP10021I01 32-bit CPU Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CYF1018V 18/36/72-Mbit Programmable 2-Queue FIFOs
CYF1036V 18/36/72-Mbit Programmable 2-Queue FIFOs
CYF0018V 18/36/72 Mbit Programmable FIFOs
CYF0036V 18/36/72 Mbit Programmable FIFOs Master reset to clear entire FIFO
CYF0072V 18/36/72 Mbit Programmable FIFOs Master reset to clear entire FIFO

Full PDF Text Transcription

Click to expand full text
CYF1018V, CYF1036V CYF1072V 18/36/72-Mbit Programmable 2-Queue FIFOs 18/36/72-Mbit Programmable 2-Queue FIFOs Features ■ Functional Description The Cypress programmable FIFO family offers the industry’s highest-density programmable FIFO memory device. It has independent read and write ports, which can be clocked up to 100 MHz. User can configure input and output bus sizes. The maximum bus size of 36 bits enables a maximum data throughput of 3.6 Gbps. The read and write ports can support multiple I/O voltage standards. The user-programmable registers enable user to configure the device operation as desired. The device also offers a simple and easy-to-use interface to reduce implementation and debugging efforts, improve time-to-market, and reduce engineering costs.
Published: |