Datasheet4U Logo Datasheet4U.com

CYD18S36V18 - Dual Port SRAM

Download the CYD18S36V18 datasheet PDF. This datasheet also covers the CYDXXS72V18 variant, as both devices belong to the same dual port sram family and are provided as variant models within a single manufacturer datasheet.

Description

The FullFlex™ dual port SRAM families consist of 2-Mbit, 9-Mbit, 18-Mbit, and 36-Mbit synchronous, true dual port static RAMs that are high speed, low power 1.8 V or 1.5 V CMOS.

Two ports are provided, enabling simultaneous access to the array.

Features

  • Functional.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CYDXXS72V18-CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CYDC128B16 ConsuMoBL Dual-Port Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CYD18S36V (CYDxxS36V) FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
CYD18S18V18 Dual Port SRAM
CYD18S72V Synchronous Dual-Port RAM
CYD18S72V18 Dual Port SRAM
CYD01S36V (CYDxxS36V) FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CYDXXS72V18 CYDXXS36V18 CYDXXS18V18 FullFlex™ Synchronous SDR Dual Port SRAM FullFlex™ Synchronous SDR Dual Port SRAM Features ■ ■ Functional Description The FullFlex™ dual port SRAM families consist of 2-Mbit, 9-Mbit, 18-Mbit, and 36-Mbit synchronous, true dual port static RAMs that are high speed, low power 1.8 V or 1.5 V CMOS. Two ports are provided, enabling simultaneous access to the array. Simultaneous access to a location triggers deterministic access control. For FullFlex72 these ports operate independently with 72-bit bus widths and each port is independently configured for two pipelined stages. Each port is also configured to operate in pipelined or flow through mode.
Published: |