Datasheet4U Logo Datasheet4U.com

CYD09S72V - Synchronous Dual-Port RAM

Download the CYD09S72V datasheet PDF. This datasheet also covers the CYD04S72V variant, as both devices belong to the same synchronous dual-port ram family and are provided as variant models within a single manufacturer datasheet.

Description

The FLEx72 family includes 4-Mbit, 9-Mbit and 18-Mbit pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3V CMOS.

Two ports are provided, permitting independent, simultaneous access to any location in memory.

Features

  • True dual-ported memory cells that allow simultaneous access of the same memory location.
  • Synchronous pipelined operation.
  • Family of 4-Mbit, 9-Mbit and 18-Mbit devices.
  • Pipelined output mode allows fast operation.
  • 0.18-micron CMOS for optimum speed and power.
  • High-speed clock to data access.
  • 3.3V low power.
  • Active as low as 225 mA (typ).
  • Standby.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CYD04S72V_CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CYDC128B16 ConsuMoBL Dual-Port Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CYD09S72V18 Dual Port SRAM
CYD09S18V18 Dual Port SRAM
CYD09S36V (CYDxxS36V) FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
CYD09S36V18 Dual Port SRAM
CYD01S36V (CYDxxS36V) FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PRELIMINARY CYD04S72V CYD09S72V CYD18S72V FLEx72™ 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM Features • True dual-ported memory cells that allow simultaneous access of the same memory location • Synchronous pipelined operation • Family of 4-Mbit, 9-Mbit and 18-Mbit devices • Pipelined output mode allows fast operation • 0.18-micron CMOS for optimum speed and power • High-speed clock to data access • 3.3V low power — Active as low as 225 mA (typ) • • • • • • • — Standby as low as 55 mA (typ) Mailbox function for message passing Global master reset Separate byte enables on both ports Commercial and industrial temperature ranges IEEE 1149.
Published: |