Datasheet4U Logo Datasheet4U.com

CY7C954DX - Atm Hotlink Transceiver

Description

The 200-MBaud CY7C954DX HOTLink Transceiver is a pointto-point communications building block allowing the transfer of data over high-speed serial links (optical fiber, balanced, and unbalanced copper transmission lines) at speeds ranging between 50 and 200 MBaud.

Features

  • Second-generation HOTLink® technology UTOPIA level I and II compatible host bus interface Three-bit Multi-PHY address capability built-in Three user-selectable Start Of Cell marker/indicators Embedded 256-character synchronous FIFOs Built-in ATM Header Error Control (HEC) Automatic Transmit-HEC insertion & Receiver-HEC check www. DataSheet4U. com.
  • FIFO cell-level flushing of invalid ATM cells.
  • ATM Forum, Fibre Channel, and ESCON® compliant 8B/10B encoder/decoder.
  • 50- to.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C960 Low Cost VMEbus Interface Controller Cypress
CY7C961 Low Cost VMEbus Interface Controller Cypress
CY7C008 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C008V 3.3V 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C009 64K/128K x 8/9 Dual-Port Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C9547 OC-192c/STM-64/10-Gigabit Ethernet Framer
CY7C9536B OC-48/STM-16 Framer
CY7C9537B OC-48/STM-16 Framer-POSIC2G
CY7C9538 OC-48/STM-16 Framer
CY7C955 AX ATM-SONET/SDH Transceiver

Full PDF Text Transcription

Click to expand full text
54DX CY7C954DX ATM HOTLink® Transceiver Features Second-generation HOTLink® technology UTOPIA level I and II compatible host bus interface Three-bit Multi-PHY address capability built-in Three user-selectable Start Of Cell marker/indicators Embedded 256-character synchronous FIFOs Built-in ATM Header Error Control (HEC) Automatic Transmit-HEC insertion & Receiver-HEC check www.DataSheet4U.
Published: |