Datasheet4U Logo Datasheet4U.com

CY7C2644KV18 - 144-Mbit QDR II+ SRAM Two-Word Burst Architecture

Download the CY7C2644KV18 datasheet PDF. This datasheet also covers the CY7C2642KV18 variant, as both devices belong to the same 144-mbit qdr ii+ sram two-word burst architecture family and are provided as variant models within a single manufacturer datasheet.

Features

  • Separate independent read and write data ports.
  • Supports concurrent transactions.
  • 333-MHz clock for high bandwidth.
  • Two-word burst for reducing address bus frequency.
  • Double data rate (DDR) interfaces on both read and write ports (data transferred at 666 MHz) at 333 MHz.
  • Available in 2.0-clock cycle latency.
  • Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges only.
  • Echo clocks (CQ and CQ) simplify data capture in high-speed sys.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY7C2642KV18-CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C225 512 x 8 Registered PROM Cypress
CY7C277 32K x 8 Reprogrammable Registered PROM Cypress
CY7C008 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C008V 3.3V 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C009 64K/128K x 8/9 Dual-Port Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C264 8K x 8 Power-Switched and Reprogrammable PROM
CY7C2642KV18 144-Mbit QDR II+ SRAM Two-Word Burst Architecture
CY7C261 8K x 8 Power-Switched and Reprogrammable PROM
CY7C263 8K x 8 Power-Switched and Reprogrammable PROM
CY7C265 8K x 8 Registered PROM

Full PDF Text Transcription

Click to expand full text
CY7C2642KV18/CY7C2644KV18 144-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT 144-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features ■ Separate independent read and write data ports ❐ Supports concurrent transactions ■ 333-MHz clock for high bandwidth ■ Two-word burst for reducing address bus frequency ■ Double data rate (DDR) interfaces on both read and write ports (data transferred at 666 MHz) at 333 MHz ■ Available in 2.
Published: |