Datasheet4U Logo Datasheet4U.com

CY7C1663KV18 - 144-Mbit QDR II+ SRAM Four-Word Burst Architecture

Features

  • Separate independent read and write data ports.
  • Supports concurrent transactions.
  • 550-MHz clock for high bandwidth.
  • Four-word burst for reducing address bus frequency.
  • Double data rate (DDR) interfaces on both read and write ports (data transferred at 1100 MHz) at 550 MHz.
  • Available in 2.5-clock cycle latency.
  • Two input clocks (K and K) for precise DDR timing.
  • SRAM uses rising edges only.
  • Echo clocks (CQ and CQ) simplify data capture in high-speed sy.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C1006D 1-Mbit (256K x 4) Static RAM Cypress
CY7C1011G 2-Mbit (128K words x 16 bit) Static RAM Cypress
CY7C1041G 4-Mbit (256K words x 16 bit) Static RAM Cypress
CY7C1041GE 4-Mbit (256K words x 16 bit) Static RAM Cypress
CY7C1041GN 4-Mbit (256K words x 16 bit) Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C166 16K x 4 Static RAM
CY7C1665KV18 144-Mbit QDR II+ SRAM Four-Word Burst Architecture
CY7C1668KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture
CY7C1612KV18 144-Mbit QDR II SRAM Two-Word Burst Architecture
CY7C1613KV18 144-Mbit QDR II SRAM Four-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C1663KV18/CY7C1665KV18 144-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) 144-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) Features ■ Separate independent read and write data ports ❐ Supports concurrent transactions ■ 550-MHz clock for high bandwidth ■ Four-word burst for reducing address bus frequency ■ Double data rate (DDR) interfaces on both read and write ports (data transferred at 1100 MHz) at 550 MHz ■ Available in 2.
Published: |