Datasheet4U Logo Datasheet4U.com

CY7C1440KV25 - 36-Mbit (1M x 36) Pipelined Sync SRAM

Description

The CY7C1440KV25 SRAM integrates 1M × 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.

Features

  • Supports bus operation up to 250 MHz.
  • Available speed grade is 250 MHz.
  • Registered inputs and outputs for pipelined operation.
  • 2.5-V core power supply.
  • 2.5-V I/O power supply.
  • Fast clock-to-output times.
  • 2.5 ns (for 250-MHz device).
  • Provide high-performance 3-1-1-1 access rate.
  • User-selectable burst counter supporting interleaved or linear burst sequences.
  • Separate processor and controller address strobes.
  • Synchronous self-timed writes.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C1460SV25 36-Mbit (1M x 36/2M x 18) Pipelined SRAM Cypress
CY7C1462SV25 36-Mbit (1M x 36/2M x 18) Pipelined SRAM Cypress
CY7C1006D 1-Mbit (256K x 4) Static RAM Cypress
CY7C1011G 2-Mbit (128K words x 16 bit) Static RAM Cypress
CY7C1041G 4-Mbit (256K words x 16 bit) Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1440KV33 36-Mbit Pipelined Sync SRAM
CY7C1440KVE33 36-Mbit Pipelined Sync SRAM
CY7C1440AV25 36-Mbit Pipelined Sync SRAM
CY7C1440AV33 (CY7C144xAV33) Sync SRAM
CY7C144 8K x 9/0 Dual-Port Static RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY7C1440KV25 36-Mbit (1M × 36) Pipelined Sync SRAM 36-Mbit (1M × 36) Pipelined Sync SRAM Features ■ Supports bus operation up to 250 MHz ■ Available speed grade is 250 MHz ■ Registered inputs and outputs for pipelined operation ■ 2.5-V core power supply ■ 2.5-V I/O power supply ■ Fast clock-to-output times ❐ 2.5 ns (for 250-MHz device) ■ Provide high-performance 3-1-1-1 access rate ■ User-selectable burst counter supporting interleaved or linear burst sequences ■ Separate processor and controller address strobes ■ Synchronous self-timed writes ■ Asynchronous output enable ■ Single-cycle Chip Deselect ■ CY7C1440KV25 available in Pb-free 165-ball FBGA package. ■ IEEE 1149.
Published: |