Datasheet4U Logo Datasheet4U.com

CY7C140 - 1K x 8 Dual-Port Static RAM

Download the CY7C140 datasheet PDF. This datasheet also covers the CY7C130 variant, as both devices belong to the same 1k x 8 dual-port static ram family and are provided as variant models within a single manufacturer datasheet.

Description

The CY7C130/130A/CY7C131/131A/CY7C140[1] and CY7C141 are high speed CMOS 1K by 8 dual-port static RAMs.

Two ports are provided permitting independent access to any location in memory.

Features

  • True dual-ported memory cells, which allow simultaneous reads of the same memory location.
  • 1K x 8 organization.
  • 0.65 micron CMOS for optimum speed and power.
  • High speed access: 15 ns.
  • Low operating power: ICC = 110 mA (maximum).
  • Fully asynchronous operation.
  • Automatic power down.
  • Master CY7C130/130A/CY7C131/131A easily expands data bus width to 16 or more bits using slave CY7C140/CY7C141.
  • BUSY output flag on CY7C130/130A/CY7C131/131A; BUSY input on C.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY7C130-CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C1460SV25 36-Mbit (1M x 36/2M x 18) Pipelined SRAM Cypress
CY7C1462SV25 36-Mbit (1M x 36/2M x 18) Pipelined SRAM Cypress
CY7C1006D 1-Mbit (256K x 4) Static RAM Cypress
CY7C1011G 2-Mbit (128K words x 16 bit) Static RAM Cypress
CY7C1041G 4-Mbit (256K words x 16 bit) Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C140 1K x 8 Dual-Port Static Ram
CY7C141 1K x 8 Dual-Port Static RAM
CY7C1410AV18 (CY7C14xxAV18) 36-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1410JV18 (CY7C14xxJV18) SRAM 2-Word Burst Architecture
CY7C1410V18 (CY7C14xxV18) SRAM 2-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 1K x 8 Dual-Port Static RAM Features ■ True dual-ported memory cells, which allow simultaneous reads of the same memory location ■ 1K x 8 organization ■ 0.
Published: |