Datasheet4U Logo Datasheet4U.com

CY7C1366C - 9-Mbit Pipelined DCD Sync SRAM

Datasheet Summary

Description

The CY7C1366C/CY7C1367C SRAM i

Features

  • Supports bus operation up to 166 MHz.
  • Available speed grade is 166 MHz.
  • Registered inputs and outputs for pipelined operation.
  • Optimal for performance (double-cycle deselect).
  • Depth expansion without wait state.
  • 3.3 V.
  • 5% and + 10% core power supply (VDD).
  • 2.5 V/3.3 V I/O power supply (VDDQ).
  • Fast clock-to-output times.
  • 3.5 ns (for 166 MHz device).
  • Provide high performance 3-1-1-1 access rate.
  • User-selectable burst counter supp.

📥 Download Datasheet

Datasheet preview – CY7C1366C

Datasheet Details

Part number CY7C1366C
Manufacturer Cypress Semiconductor
File Size 1.27 MB
Description 9-Mbit Pipelined DCD Sync SRAM
Datasheet download datasheet CY7C1366C Datasheet
Additional preview pages of the CY7C1366C datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
CY7C1366C CY7C1367C 9-Mbit (256K × 36/512K × 18) Pipelined DCD Sync SRAM 9-Mbit (256K × 36/512K × 18) Pipelined DCD Sync SRAM Features ■ Supports bus operation up to 166 MHz ■ Available speed grade is 166 MHz ■ Registered inputs and outputs for pipelined operation ❐ Optimal for performance (double-cycle deselect) • Depth expansion without wait state ❐ 3.3 V – 5% and + 10% core power supply (VDD) ■ 2.5 V/3.3 V I/O power supply (VDDQ) ■ Fast clock-to-output times ❐ 3.
Published: |