Datasheet4U Logo Datasheet4U.com

CY7C1347B - 128K x 36 Synchronous-Pipelined Cache RAM

Description

The CY7C1347B is a 3.3V, 128K by 36 synchronous-pipelined cache SRAM designed to support zero-wait-state secondary cache with minimal glue logic.

Features

  • Supports 100-MHz bus for Pentium and PowerPC™ operations with zero wait states.
  • Fully registered inputs and outputs for pipelined operation.
  • 128K by 36 common I/O architecture.
  • 3.3V core power supply.
  • 2.5V/3.3V I/O operation.
  • Fast clock-to-output times.
  • 3.5 ns (for 166-MHz device).
  • 4.0 ns (for 133-MHz device).
  • 5.5 ns (for 100-MHz device) User-se.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C131AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C131E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1347D 128K x 36 Synchronous-Pipelined Cache SRAM
CY7C1347F 4-Mbit (128K x 36) Pipelined Sync SRAM
CY7C1347G 4-Mbit (128K x 36) Pipelined Sync SRAM
CY7C1342 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM
CY7C13451G 4-Mbit Flow-Through Sync SRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 1CY7C1347 CY7C1347B 128K x 36 Synchronous-Pipelined Cache RAM Features • Supports 100-MHz bus for Pentium and PowerPC™ operations with zero wait states • Fully registered inputs and outputs for pipelined operation • 128K by 36 common I/O architecture • 3.3V core power supply • 2.5V/3.3V I/O operation • Fast clock-to-output times — 3.5 ns (for 166-MHz device) — 4.0 ns (for 133-MHz device) • • • • • • • — 5.
Published: |