Datasheet4U Logo Datasheet4U.com

CY7C09379 - 32K/64K X 16/18 Synchronous Dual Port Static RAM

Download the CY7C09379 datasheet PDF. This datasheet also covers the CY7C09279 variant, as both devices belong to the same 32k/64k x 16/18 synchronous dual port static ram family and are provided as variant models within a single manufacturer datasheet.

Description

The CY7C09279/89 and CY7C09379/89 are high-speed synchronous CMOS 32K, and 64K x 16/18 dual-port static RAMs.

Features

  • True dual-ported memory cells which allow simultaneous access of the same memory location.
  • Six Flow-Through/Pipelined devices.
  • 32K x 16/18 organization (CY7C09279/379).
  • 64K x 16/18 organization (CY7C09289/389).
  • Three Modes.
  • Flow-Through.
  • Pipelined.
  • Burst.
  • Pipelined output mode on both ports allows fast 100MHz cycle time.
  • 0.35-micron CMOS for optimum speed/power.
  • High-speed clock to data access 6.5.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY7C09279_CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C09449PV-AC 128 Kb Dual-Port SRAM Cypress
CY7C008 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C008V 3.3V 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C009 64K/128K x 8/9 Dual-Port Static RAM Cypress
CY7C009V 128K x 8 Dual-Port Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C09349AV 3.3 V 4 K/8 K x 18 Synchronous Dual Port Static RAM
CY7C09359AV 3.3 V 4 K/8 K x 18 Synchronous Dual Port Static RAM
CY7C09369V 3.3 V 16K / 32K / 64K x 16 / 18 Synchronous Dual-Port Static RAM
CY7C09389 32K/64K X 16/18 Synchronous Dual Port Static RAM
CY7C09389V 3.3 V 16K / 32K / 64K x 16 / 18 Synchronous Dual-Port Static RAM

Full PDF Text Transcription

Click to expand full text
25/0251 CY7C09279/89 CY7C09379/89 32K/64K x16/18 Synchronous Dual Port Static RAM Features • True dual-ported memory cells which allow simultaneous access of the same memory location • Six Flow-Through/Pipelined devices — 32K x 16/18 organization (CY7C09279/379) — 64K x 16/18 organization (CY7C09289/389) • Three Modes — Flow-Through — Pipelined — Burst • Pipelined output mode on both ports allows fast 100MHz cycle time • 0.35-micron CMOS for optimum speed/power • High-speed clock to data access 6.5[1]/7.5/9/12 ns (max.) • Low operating power — Active = 195 mA (typical) — Standby = 0.
Published: |