Datasheet4U Logo Datasheet4U.com

SCG4010 - Synchronous Clock Generators

This page provides the datasheet information for the SCG4010, a member of the SCG4000-Connor Synchronous Clock Generators family.

Datasheet Summary

Description

The SCG4000 Series is a digital phase locked loop generating a LVPECL outputs from an intrinsically low jitter voltage controlled crystal oscillator.

The LVPECL outputs may be disabled.

The jitter attenuated internal reference, divided down from the output frequency, is also output to a pin.

Features

  • tiate a model from the base model (SCG4000) are highlighted in boldface color and in the notes column. Data Sheet #: SG031 Page 2 of 12 Rev: A01 Date: 06 / 15 / 01 © Copyright 2001 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice Table 2 Symbol Vcc V1 Ts Parameter Power Supply Voltage Input Voltage Storage Temperature Absolute Maximum Rating All SCG4000 Models Minimum 3.0 -0.5 Nominal Maximum 3.6 5.5 -65 150 Units Volts Volts deg. C Table 3.

📥 Download Datasheet

Datasheet preview – SCG4010

Datasheet Details

Part number SCG4010
Manufacturer Connor-Winfield
File Size 424.42 KB
Description Synchronous Clock Generators
Datasheet download datasheet SCG4010 Datasheet
Additional preview pages of the SCG4010 datasheet.
Other Datasheets by Connor-Winfield

Full PDF Text Transcription

Click to expand full text
2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630- 851- 4722 Fax: 630- 851- 5040 www.conwin.com SCG4000 Series Synchronous Clock Generators PLL Bulletin Page Revision Date Issued By SG031 1 of 12 A01 15 JUNE 01 MBatts Application The Connor-Winfield SCG4000 Series provides high precision phase lock loop frequency translation for the telecommunication applications. SCG4000 Series is well suited for use in line cards, service termination cards and similar functions to provide reliable reference, phase locked, synchronization for TDM, PDH, SONET and SDH network equipment. The SCG4000 Series provides a jitter filtered, wander following output signal sychronized to a superior Stratum or peer input reference signal. Features • 3.
Published: |