Datasheet4U Logo Datasheet4U.com

BT8370 - single chip transceivers for T1/E1 and Integrated Service Digital Network (ISDN) primary rate interfaces

Description

.

.

.

1-1 2.0 Circuit Description

Features

  • Single-chip T1/E1 framer with short/long-haul physical line interface Frames to popular T1/E1 standards:.
  • T1: SF, ESF, SLC 96, T1DM.
  • E1: PCM-30, G.704, G.706, G.732 ISDN primary rate.
  • On-chip physical line interface compatible with:.
  • DSX-1/E1 short-haul signals.
  • DS-1 (T1.403) and ETSI long-haul signals.
  • Functional Block Diagram.

📥 Download Datasheet

Datasheet Details

Part number BT8370
Manufacturer Conexant Systems
File Size 1.94 MB
Description single chip transceivers for T1/E1 and Integrated Service Digital Network (ISDN) primary rate interfaces
Datasheet download datasheet BT8370 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
BT832 Bluetooth 5 Module Fanstel
BT832A Bluetooth 5 Module Fanstel
BT832AF Bluetooth 5 Module Fanstel
BT832F Bluetooth 5 Module Fanstel
BT8027SRTUA Standard LCD BONA

Other Datasheets by Conexant Systems

Part Number Description
BT815 (BT815 - BT819) Video Decoder
BT817 (BT815 - BT819) Video Decoder
BT819 (BT815 - BT819) Video Decoder
BT8223 ATM Transmitter/Receiver
Bt868 Flicker-Free Video Encoder

Full PDF Text Transcription

Click to expand full text
Bt8370/8375/8376 Fully Integrated T1/E1 Framer and Line Interface The Bt8370/8375/8376 is a family of single chip transceivers for T1/E1 and Integrated Service Digital Network (ISDN) primary rate interfaces, operating at 1.544 Mbps or 2.048 Mbps. These devices combine a sophisticated framer, transmit and receive slip buffers, and an on-chip physical line interface to provide a complete T1/E1 transceiver. The fully featured Bt8370 and short-haul Bt8375 and Bt8376 devices provide a programmable clock rate adapter for simplifying system bus interfacing. The adapter synthesizes standard clock signals from the receive or transmit line rate clocks or from an external reference. Operations are controlled through memory-mapped registers accessible via a parallel microprocessor port.
Published: |