Datasheet4U Logo Datasheet4U.com

UCN5829 - 9-BIT SERIAL-INPUT / LATCHED SINK DRIVER

Key Features

  • nine open-collector Darlington drivers, each rated at 50 V and 1.6 A. Current-control for each output is provided by an internal current-sensing resistor and a constant-frequency chopper circuit. An external high-side driver can be used to optimize print head performance. It is enabled by an on-chip driver during the output enable timeout. Internal logic sequencing prevents false output operation during power up. Other high-current devices for driving dot matrix printheads are the UDN2961B/W and.

📥 Download Datasheet

Other Datasheets by Allegro MicroSystems

Part Number Description
UCN5821 BiMOS II 8-BIT SERIAL-INPUT / LATCHED DRIVERS
UCN5821A BiMOS II 8-BIT SERIAL-INPUT / LATCHED DRIVERS
UCN5822 BiMOS II 8-BIT SERIAL-INPUT / LATCHED DRIVERS
UCN5822A BiMOS II 8-BIT SERIAL-INPUT / LATCHED DRIVERS
UCN5823 BiMOS II 8-BIT SERIAL-INPUT / LATCHED DRIVERS
UCN5823A BiMOS II 8-BIT SERIAL-INPUT / LATCHED DRIVERS
UCN5800 (UCN5801) BiMOS II LATCHED DRIVERS
UCN5801 BiMOS II LATCHED DRIVERS
UCN5804 BiMOS II UNIPOLAR STEPPER-MOTOR TRANSLATOR/DRIVER
UCN5804B BiMOS II UNIPOLAR STEPPER-MOTOR TRANSLATOR/DRIVER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
5829 SERIAL DATA OUT SERIAL DATA IN HIGH-SIDE DRIVER REFERENCE 9-BIT SERIAL-INPUT, LATCHED SINK DRIVER Intended primarily to drive high-current, dot matrix 9- and 24-wire printer solenoids, the UCN5829EB serial-input, latched sink driver provides a complete driver function with a minimum external parts count. Included on chip are constant-frequency PWM current control for each output driver, a user-defined output enable timeout, current sensing, and thermal shutdown. The 9-bit CMOS shift register and latches allow operation with most microprocessor/LSI-based systems. With a 5 V logic supply, these BiMOS devices will operate at data input rates greater than 3.3 MHz. The CMOS inputs cause minimum loading and are compatible with standard CMOS, PMOS, NMOS, and TTL circuits.