Datasheet4U Logo Datasheet4U.com

HPFC-5000 - Fibre Channel Interface Controller

Download the HPFC-5000 datasheet PDF. This datasheet also covers the HPFC-5000C variant, as both devices belong to the same fibre channel interface controller family and are provided as variant models within a single manufacturer datasheet.

Description

Tachyon is a fundamental building block compatible with Agilent Technologies’ Fibre Channel solution which includes interface controllers, physical link modules, adapters, switches and disk drives.

Features

  • Single chip Fibre Channel interface (no I/O processor required).
  • Supports 1062, 531 and 266 Mbaud links.
  • Supports 3 topologies.
  • direct connect, fabric and Fibre Channel Arbitrated Loop (FC-AL).
  • Supports Fibre Channel Class 1, 2 and 3 services.
  • Supports up to 2 Kbyte frame payload for all classes of service.
  • Sequence segmentation/reassembly in hardware.
  • Automatic ACK frame generation and processing.
  • On-chip support.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HPFC-5000C_AgilentTechnologies.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number HPFC-5000
Manufacturer Agilent Technologies
File Size 98.12 KB
Description Fibre Channel Interface Controller
Datasheet download datasheet HPFC-5000 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HPFC-5100C Tachyon TL 33 MHz PCI to Fibre Channel Controller Agilent
HPFC-5400 Tachyon DX2 Dual Channel Fibre Channel IC Agilent
HPF0402 Thick Film Chip Resistor HITANO
HPF0603 Thick Film Chip Resistor HITANO
HPF0805 Thick Film Chip Resistor HITANO

Other Datasheets by Agilent Technologies

Part Number Description

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
w w at .D w h S a ee U 4 t mAgilent HPFC-5000 Tachyon o .c Fibre Channel Interface Controller Product Brief Internal Block Diagram The Internal Block Diagram in Figure 1 below shows the high-level chip architecture for Tachyon. Inbound Message Queue Inbound Data MFS SFS Buffer Buffer Queue Queue Outbound Host-Based Data Structures Command Queue SCSI Exchange State Table High-Priority Command Queue Backplane Interface Inbound Block Mover Inbound Message Channel Inbound SFS and MFS Buffer Channels SCSI Read/Write Channel Inbound Data Manager Inbound Data FIFO Receive w Inbound Sequence Manager w .
Published: |