Datasheet Details
| Part number | A48P4616B |
|---|---|
| Manufacturer | AMIC Technology |
| File Size | 1.45 MB |
| Description | 16M x 16 Bit DDR DRAM |
| Datasheet |
|
|
|
|
| Part number | A48P4616B |
|---|---|
| Manufacturer | AMIC Technology |
| File Size | 1.45 MB |
| Description | 16M x 16 Bit DDR DRAM |
| Datasheet |
|
|
|
|
The 256Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation.
The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins.
A single read or write access for the 256Mb DDR SDRAM effectively consists of a single 2nbit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.
Document Title 16M X 16 Bit DDR DRAM Revision History Rev.
No.
History 1.0 Initial issue A48P4616B 16M X 16 Bit DDR DRAM Issue Date January 9, 2014 Remark Final (January, 2014, Version 1.0) AMIC Technology, Corp.
| Part Number | Description |
|---|---|
| A48P4616 | 16M X 16 Bit DDR DRAM |
| A48P3616 | 8M X 16 Bit DDR DRAM |