Datasheet Details
| Part number | PLU3 |
|---|---|
| Manufacturer | AMI |
| File Size | 16.52 KB |
| Description | CMOS Gate Array |
| Datasheet |
 PLU3 Datasheet
|
|
|
|
| Part number | PLU3 |
|---|---|
| Manufacturer | AMI |
| File Size | 16.52 KB |
| Description | CMOS Gate Array |
| Datasheet |
PLU3 Datasheet
|
|
|
|
PLU3 is an active pull-up buffer piece. PLFURQ &026 DWH $UUD Truth Table Pin Loading N/A N/A HDL Syntax Verilog PLU3 inst_name (PADM); VHDL inst_name: PLU3 port map (PADM); Power Characteristics Parameter Value Units Static IDD (TJ = 85°C) TBD nA EQLpd 149.7 Eq-load See page 2-15 for power equation.Delay will vary with input conditions.See page 2-17 for interconnect estimates.Pad Logic 4-53
📁 Similar Datasheet