Click to expand full text
A-Data
Revision History Revision 1 ( Dec. 2001 )
1.Fister release.
ADD8616A8A
Revision 2 ( Apr. 2002 )
1. Changed module current specification. 2. Add Performance range. 3. Changed AC Characteristics. 4. Changed typo size on module PCB in package dimensions.
Rev 2 April, 2002
1
A-Data
Double Data Rate SDRAM General Description
The ADD8616A8A are four-bank Double Data Rate(DDR) Synchronous DRAMs organized as 4,194,304 words x 16 bits x 4 banks, Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Data outputs occur at both rising edges of CK and /CK.